Computer Organization

unfold_more

Which of the following is a data hazard where a write operation is performed before a read operation on the same data?

WAR (Write After Read) hazard occurs when an instruction tries to write a destination before it is read by a previous instruction. It can cause the instruction reading the value to get the incorrect (new) data instead of the original value it intended to read.

Related Questions

What is a “stall” in the context of a pipelined computer?
In a 5-stage pipeline, the first instruction is an ADD, the second instruction is a LOAD that causes a 2-cycle data hazard stall, and the third instruction is a branch with a 1-cycle control hazard delay. How many clock cycles are needed to complete the execution of 5 instructions?
In a pipelined processor, how many instructions can ideally be completed per clock cycle?
Which technique is used to handle control hazards caused by branch instructions?
what is the main reason for pipeline hazards?

Quick Links